JPH0218779B2 - - Google Patents

Info

Publication number
JPH0218779B2
JPH0218779B2 JP58072448A JP7244883A JPH0218779B2 JP H0218779 B2 JPH0218779 B2 JP H0218779B2 JP 58072448 A JP58072448 A JP 58072448A JP 7244883 A JP7244883 A JP 7244883A JP H0218779 B2 JPH0218779 B2 JP H0218779B2
Authority
JP
Japan
Prior art keywords
synchronization signal
circuit
signal reception
test
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58072448A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59198042A (ja
Inventor
Yoshio Aoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58072448A priority Critical patent/JPS59198042A/ja
Publication of JPS59198042A publication Critical patent/JPS59198042A/ja
Publication of JPH0218779B2 publication Critical patent/JPH0218779B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/14—Monitoring arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
JP58072448A 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式 Granted JPS59198042A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58072448A JPS59198042A (ja) 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58072448A JPS59198042A (ja) 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式

Publications (2)

Publication Number Publication Date
JPS59198042A JPS59198042A (ja) 1984-11-09
JPH0218779B2 true JPH0218779B2 (en]) 1990-04-26

Family

ID=13489579

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58072448A Granted JPS59198042A (ja) 1983-04-25 1983-04-25 同期信号受信保護回路の試験方式

Country Status (1)

Country Link
JP (1) JPS59198042A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2564034B2 (ja) * 1990-11-13 1996-12-18 富士通株式会社 ディジタル伝送システムのフレーム・フォーマットにおける機能試験方法及び試験回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6036667B2 (ja) * 1980-07-07 1985-08-21 日本電信電話株式会社 同期演算回路診断装置

Also Published As

Publication number Publication date
JPS59198042A (ja) 1984-11-09

Similar Documents

Publication Publication Date Title
US5132987A (en) Bidirectional communication line buffer apparatus
US5526360A (en) High speed N-to-1 burst time-multiplexed data transmission system and method
US4694291A (en) Device for transmitting a clock signal accompanied by a synchronization signal
US4101732A (en) Start and stop system
US5046074A (en) Synchronization method and synchronization recovery devices for half-duplex communication
JPH0218779B2 (en])
US4789789A (en) Event distribution and combination system
US4801813A (en) Event distribution and combination system
US3505470A (en) Process and device for coding and decoding digital signals via phase modulation
JPH0846603A (ja) 信号断監視回路および信号周期検出回路
SU1034162A1 (ru) Устройство дл формировани серий импульсов
SU836803A1 (ru) Устройство дл предотвращени ошибок впРиНиМАЕМОй диСКРЕТНОй иНфОРМАции
US3851107A (en) Fault detecting device for multiplex signal transmission system
SU1383508A1 (ru) Преобразователь последовательного кода в параллельный
CA1264830A (en) Data recovery and clock circuit for use in data test equipment
SU1647923A1 (ru) Селектор кадровых синхроимпульсов
SU1099395A1 (ru) Приемник команд согласовани скоростей
SU734782A1 (ru) Устройство дл передачи и приема дискретных сигналов
JP3063291B2 (ja) 回線監視回路
SU1411953A1 (ru) Селектор импульсов по длительности
SU1525922A1 (ru) Устройство дл телеконтрол промежуточных станций системы св зи
US4041248A (en) Tone detection synchronizer
JPH0425240A (ja) バースト信号監視回路
SU1264353A1 (ru) Устройство контрол дискретных каналов
SU1562922A2 (ru) Устройство дл вывода информации на телеграфный аппарат